Design Compiler, Synopsys ICC Physical design tools, PrimeTime for Static
Timing Analysis, Mentor FastScan, LogicVision, Verplex (or Formality), and scripting.As ... issues such as packaging, chip floor planning, place and route,
timing analysis, signal integrity, test, and design verification. Uses wide ...
More