Sr. Designer Engineer: Verification Requirements Key Responsibilities: Responsible for participating in the pre-silicon blocks, chip, multi-chip and system level verification ... level simulations are must. Experience in random test generation, coverage
analysis, failure debug, formal equivalency checking, and Assertions (PSL, SVA) ...
More