Physical Design (place and route) duties both at block level, IP/
macro level, as well as chip-level. This includes: floor planning, placement, scan-reordering, clock tree synthesis, in place optimization, routing, timing analysis/closure and ECO tasks (timing, functional, noise based ECOs), design ...
More