simulations are must. Experience in random test generation, coverage
analysis,
failure debug, formal equivalency checking, and Assertions (PSL, SVA) Strong Verilog, SystemVerilog, PLI interface, SystemC or C/C++, Perl/shell scripts or Vera programming skills. Experience with emulation based verification and/or simulation ...
More