analog design, verification and timing model generation. Candidate must be familiar with an
analog CMOS development flow and integrating
analog ... debug. Supervise and train junior engineers in
analog design. Good understanding of
analog macros eg ADC,PLL,Voltage Regulator, Bandgap etc.BSEE minimum, ...
More